1.
Design and Performance Analysis of Reduced Device Count Cascaded Half Bridge Multilevel Inverter. Mehran Univ. res. j. eng. technol. [Internet]. 2026 Apr. 1 [cited 2026 Oct. 13];45(2):162-73. Available from: https://murjet.muet.edu.pk/index.php/home/article/view/652