[1]
“Design and Performance Analysis of Reduced Device Count Cascaded Half Bridge Multilevel Inverter”, Mehran Univ. res. j. eng. technol., vol. 45, no. 2, pp. 162–173, Apr. 2026, doi: 10.22581/0652.